HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic
نویسندگان
چکیده
Exposing more instruction-level parallelism in out-of-order superscalar processors requires increasing the number of dynamic in-flight instructions. However, large instruction windows increase power consumption and latency in the issue logic. We propose a design called Hybrid Dataflow Graph Execution (HeDGE) for conventional Instruction Set Architectures (ISAs). HeDGE explicitly maintains dependences between instructions in the issue window by modifying the issue, register renaming, and wakeup logic. The HeDGE wakeup logic notifies only consumer instructions when data values arrive. Explicit consumer encoding naturally leads to the use of Random Access Memory (RAM) instead of Content Addressable Memory (CAM) needed for broadcast. HeDGE is distinguished from prior approaches in part because it dynamically inserts forwarding instructions. Although these additional instructions degrade performance by an average of 3 to 17% for SPEC C and Fortran benchmarks and 1.5% to 8% for DaCapo Java benchmarks, they enable energy efficient execution in large instruction windows. The HeDGE RAM-based instruction window consumes on average 98% less energy than a conventional CAM as modeled in CACTI for 70nm technology. In conventional designs, this structure contributes 7 to 20% to total energy consumption. HeDGE allows us to achieve power and energy gains by using RAMs in the issue logic while maintaining a conventional instruction set.
منابع مشابه
A Dataflow Semantics for Constraint Logic Programs
This paper introduces an alternative operational model for constraint logic programs. First, a transition system is introduced, which is used to define a trace semantics 7-. Next, an equivalent fixpoint semantics F is defined: a dataflow graph is assigned to a program, and a consequence operator on tuples of sets of constraints is given whose least fixpoint determines one set of constraints for...
متن کاملAn FPGA Based Implementation of the CSIRAC II Dataflow Computer A. Sloan and G. Egan An FPGA Based Implementation of the CSIRAC II Dataflow Computer
It has become common to translate applications to directed graphs that can be directly mapped to a programmable logic device. However, resource constraints force critical resources such as ALUs to be explicitly reused through switching interconnects. Dataflow computer architectures interpret and execute directed graphs in a general purpose manner. This facilitates the acceleration of highly com...
متن کاملA hybrid open queuing network model approach for multi-threaded dataflow architecture
Multi-threading has been proposed as an execution model for massively built parallel processors. Due to the large amount of potential parallelism, resource management is a critical issue in multi-threaded architecture. The challenge of multi-threading is to hide the latency by switching among a set of ready threads and thus to improve the processor utilization. Threads are dynamically scheduled...
متن کاملMicrogrid - The microthreaded many-core architecture
Traditional processors use the von Neumann execution model, some other processors in the past have used the dataflow execution model. A combination of von Neuman model and dataflow model is also tried in the past and the resultant model is referred as hybrid dataflow execution model. We describe a hybrid dataflow model known as the microthreading. It provides constructs for creation, synchroniz...
متن کاملClassification and Performance Evaluation of Hybrid Dataflow Techniques With Respect to Matrix Multiplication
This paper classifies hybrid dataflow techniques due to the instruction issuing technique. A software simulation is conducted to compare fine-grain dataflow to several hybrid dataflow techniques: multithreaded dataflow with direct token recycling as used in Monsoon, multithreaded dataflow with consecutive execution of the instructions within a thread as used in the Epsilon processors and in EM-...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009